NPTEL Lecture : 'Logic Minimization Using Karnaugh Maps'

Logic Minimization Using Karnaugh Maps

  • Course: Digital Circuits and Systems
  • Discipline: Electronics and Communication Engineering
  • Faculty: Prof. S. Srinivasan
  • Institute: IIT Madras